Introduction
Interface state generation and oxide charge in the gate dielectric have been known as the fundamental longterm degradation mechanisms in submicron MOSFIET's.
The region degraded by hot ca:rier injection and the distribution of generated interface states will become significant when and if the degraded region becomes comparablg 1yrth the channel length. The charge pumping techniquer-a) was proven to be a powerful method for characterizing the energy and spatial distribution of hot carrier generated interface states. The conventional methodsfa) varied source and drain reverse bias to probe the depletion layer width at channel-drain junction to evaluate the lateral distribution of interface states.
However, due to the limitation of the applied reverse bias , the delpetion width can not be increased any longer, so they could'only provide a limited range of distribution around the gate edge near the drqln.
Recently, LATID structure)) in MOS device design has drawn much interest in terms of device design optimization and characterization. None has been reported regarding the interface state generation of such devices under hot carrier stress. In this paper, an improved approach to reliably characterize the spatial distribution of generated interface states (NiJ is first developed. A 2-D device simulator is used to verify the validity of the current approach. The influences of souce/drain implantation angles (0) on the distribution of hot carrier induced interface states, the relationship between the amount of generated Ni and the device degradation will then be studied.
Ln Improved Charge Pumping Method
As shown in Fig.l , assume the n-MOS device being measured has lateially nonuniform distribution oi flat-band voltage V6 and threshold voltage V6r, il pulse A-4-3 waveform with fixed base level and varying high level (Vrr,) is applied to the gate. Only interface states in the region AI.can be filled by electrons and recombined by holes periodically and contribute to the charge pumping current (Icp), where AL is the difference between LC(,1) and LC(Vrn), LC(Vsl) and LC(Vsh) are the posti6h where local V66 equafs Vg1 and loc?I V6, eeuals Vn6, respectively. In this study, emission time during The pulse swings are held to be the same over the entire channel region by keeping rise time and fall .time constant, such as 0.5ps, and the period is 1.0ps. In fresh devices, N11 and the emission time are uniform distributed along the channel, Icp should be proportional to AI-, therefore, the Igp -V"r, relation is identical to that of AL-Veh, &s illustrated iri' Fig. 2 . The Maximum Isp correspohds to the middle of the channel and the minimum value (more near ) corresponds to the gate edge in LDD or LDD-like devices. After hot carrier stressing, considerable amount of interface states will be nonuniformly generated in the drain side. If stress does not induce trapped charges in the oxide, the local threshold voltage distribution will remain the same shape as that of fresh devices. Therefore, in the charge pumping measurement, a given V"6 will activate the same length of interface states as inihe fresh devices to form the pumped current, higher current indicates larger amount of interface states are generated in this region. In other words, the relation Vnl-x is unchanged by the hot carrier stress. Based on the-analytical expression of the Isp as function of the Vr6 value in a fixed base level charge pumping experifrreplo), we can exchange the relation of Igo -Vsh of post-stressed devices with Ni, -* (x=AL, evaluatedfrom gate edge) using the formula listed in Table 1 This paper proposed an improved charge pumping method and a novel approach to charactenze the spatial distribution of the interface states caused by the hot elecron effect. A set of LATID (Large-Tilt-Angle Implanted Drain) MOS devices was studied to investigate the influence of source/drain implantation angle on the distribution of generated interface states. We found the generated interface state is the main cause of degradation and is closely related to the drain cwrent reduction (AIp/Io) in the linear region. Device with smaller implantation angle exhibits higher value of interface states. This improved approach turns out to be a successful way to analyze the hot carrier effect in different &aiil engineered devices. need to calculate troublesome delpetion width and can characterize the interface states ranged from the gate edge to the middle of the channel. The understanding of t['e full range interface states in submicron dev:ices is essential for hot carrier reliability predictions. Fig. 3 shows the measured charge pumping current versus the input gate voltage, Vn1, for a device under various time stress. In this figure [ll curves are stafied at the same Vn6 value, which gives the information that threshold v6ltage shift is negligible during the srress. FiS. + shows the time evolution of ANi,(x) distribution along the channel. Most of the generated interface states are located in the high electric field region, and the peak value is about at the junction between nregiorr and channel region. The linearregion drain current is greatly degraded by these states through reduing the amount of mgbile charges and enhancing the surface scattering, this effect is verified by placing the Al.{s,(x) for 104 seConds stress on the interface of device simulator -Minimos4.l, Fig. 5 shows the simulation results, good matches can be achieved which justifies the validuty of the present method.
Investigation of the Hot Carrier Induced fnterface States in LATID MOS Devices
A series of LATID MOS devices with eate oxide thickness of 140A, ndosage of 2xl0l3 Em-z wiitr energy 80Kev and various tilt angle 0 (0' to 60') have been fabricated using the .7pm CMOS technology. By applying the above technique to characterize the interface states in stressed I-ATID devices, Fig. 6 shows the time evolution of ANi,(x) distribution along the channel in drain side for device with 0= 30", in which the \, is largely increased with increasing stress time. While, the peak value is almost located at the same position. The ANi distribution for devices with various 0 value is shown in Fig. ' l,in which, the greater the 0 valueis, less interface state is generated. Furthermore, device with smaller 0 value has much wider ANi, distribution than those of larger angles. In addition ro large amount of interface states generated near the poly-gate edge which may degrade the carrier mobility at this region, our devices also show significant linear region transconductance degradation at high V6s bias, so the interface states within the spacer region can not be ignored in terms of performance degradation. Figs. 8 and 9 show the time evolution of generated interface states and the associated drain current degradation (AID/ID) in the linear region. After DC stress at Vcs=3.5V and Vps=7V, devices exhibit negligible threshold shift. As a consequence, Figs. 8 and 9 reveal that the hot carrier generated interface state is the main cause of device degradation and it is closely realted to the AID/ID in the linear region. LDD device (0' S/D implantaion) has the greatesr degradation, while 60' implantaion has the minimum interface states generated. This has been justified by rhe effective eleEtric field concept from our previous studyT), in which the effective electric.field (E"s) from measuied subsrrare current (Is) and drain current (Ip)_gan be determined experimentally-. This field is the oveiall result of the 2-D elerJtric freld zuid contributes to the observed impact ionization rate c.exp(-plE"n), in which c and 0 are the coefficients of s-urfacg impagq ionization rate. Fig. 10 gives the bias dependent of 8"6 in LATID devices and shows large qngle tilt implantation device has smaller E"6. It means that the LATID device surferrs smaller high field heating effect, accordingly, less interface states are generated.
The drain current degradation is thus decreased.
Combining Eeff with the above results of AN1, in various devices, E"6 c&n be regarded as a useful quantity to explain the amount of the generated hot cariers within devices.
In short, n-implantation with tilt angle can suppress the hot carrier effect in submicron devices. Larger implantation angle results in less generated interface states. Effective electric field successfully explains the amount of generated interface states in different LATID devices.
Conclusion
In this paper, a novel approach for characterizing the spatial distribution of hot electron induced interface states in LATID MOS devices has been proposed. It was developed based on the combined fixed base level charge pumping method and a derived transformation between the charge pumping current and the spatial distance. The measured interface states distribution is verified by 2D device simulations which shows pretty god agreements.
One major application of the present improved method is to explore the hot carrier generated interface states in LATID MOS devices. It is found that the n-tilt angle implant affects the distribution of generated interface states and must be taken into account during the device design. We conclude that useful information about hot carier behaviors and the design of a hot ca:rier resistant structure device can be better understood through the use of the currently developed improved charge pumping method. 
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